

Practitioner's Docket No. MI22-2500

PATENT

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: David L. Dickerson et al.

Application No.: 10/799,794  
Filed: 03/11/04Group No.: 2812  
Examiner: UnassignedRECEIVED  
CENTRAL FAX CENTER

NOV 23 2004

For: Isolation Region Forming Methods


Commissioner for Patents  
Washington, D.C. 20231

## CERTIFICATION OF FACSIMILE TRANSMISSION

I hereby certify that the following papers are being facsimile transmitted to the Patent and Trademark Office at (703) 872-9306 on the date shown below:

Facsimile Transmittal  
Supplemental Information Disclosure Statement  
PTO-Form 144911/23/04  
Date

Robin Saldivia

  
SignatureTotal Pages 3

PRIOR TO THE FIRST OFFICE ACTION, THEREFORE NO FEE REQUIRED.

(Certification of Facsimile Transmission--page 1 of 1)

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

Application Serial No. .... 10/799,794  
Filing Date ..... March 11, 2004  
Inventor ..... David L. Dickerson et al.  
Assignee ..... Micron Technology, Inc.  
Group Art Unit ..... 2812  
Examiner ..... Unassigned  
Attorney's Docket No. .... MI22-2500  
Title: Isolation Region Forming Methods

**SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT**

References -- See attached Form PTO-1449


In compliance with 37 C.F.R. §§ 1.56, 1.97 and 1.98, your attention is directed to the United States patent listed on the attached Form PTO-1449. A copy of the cited art is included with the exception of U. S. patents and published U.S. applications (1276 Off. Gaz. Pat. Off., 05 August 2003). No admission is made regarding whether the submitted reference is prior art.

This Supplemental Information Disclosure Statement is being filed before the mailing of a first Office Action, therefore, no fee is believed to be required. However, in the event that a fee is required for filing this Supplemental Information Disclosure Statement, please charge the fee specified under 37 C.F.R. §1.17(p) to Deposit Account No. 23-0925. Please credit Deposit Account No. 23-0925 with any overpayment of the above fee.

Citation of this reference is respectfully requested.

Respectfully submitted,

Date: 11-23-04

  
\_\_\_\_\_  
D. Brent Kenady  
Reg. No. 40,045  
(509) 624-4276

Form PTO-1449		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTY. DOCKET NO. M122-2500		SERIAL NO. 10/722,794	
LIST OF ART CITED BY APPLICANT (Use several sheets if necessary)				APPLICANT David L. Dickertan et al.			
				FILING DATE March 11, 2004		GROUP 2812	
U.S. PATENT DOCUMENTS							
*Examined Initial		Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate
	AA	5,801,082	09/98	Tseng			
	AB						
	AC						
	AD						
	AE						
	AF						
	AG						
	AH						
	AI						
	AJ						
	AK						
FOREIGN PATENT DOCUMENTS							
		Document Number	Date	Country	Class	Subclass	Translation Yes No
	AL						
	AM						
	AN						
	AO						
	AP						
OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, Etc.)							
	AR		Wolf, "Silicon Processing for the VLSI Era, Vol. 2: Process Integration." ©1990 Lattice Press, pages 51-54 (6 total pages).				
	AS						
	AT						
EXAMINER				DATE CONSIDERED			
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.							